

April 15, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/772,940 02/05/04

Kuan-Lun Chang et al.

A METHOD OF FORMING A SHALLOW TRENCH - DEEP TRENCH ISOLATION REGION FOR A BiCMOS/CMOS TECHNOLOGY

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on April 26, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date STR JUL 4/26/04

TSMC-01-1300

- U.S. Patent 6,214,696 to Wu, "Method of Fabricating Deep-Shallow Trench Isolation," discloses a semiconductor manufacturing process to fabricate a trench isolation.
- U.S. Patent 5,895,253 to Akram, "Trench Isolation for CMOS Devices," discusses an isolation trench with an insulator, and a method of forming the same using self-aligned processing techniques.
- U.S. Patent 6,232,043 to Lin et al., "Rule to Determine CMP Polish Time," discloses a simple method for calculating the optimum amount of HDP deposited material that needs to be removed during CMP (without introducing dishing).
- U.S. Patent 6,194,287 to Jang, "Shallow Trench Isolation (STI) Method with Reproducible Alignment Registration," discloses a method for retaining of alignment marks upon a microelectronics substrate when filling trenches formed within the substrate.
- U.S. Patent 6,255,184 to Sune, "Fabrication Process for a Three Dimensional Trench Emitter Bipolar Transistor," discloses a method used to fabricate a bipolar transistor device, featuring a three dimensional trench emitter region.

## TSMC-01-1300

U.S. Patent 6,110,794 to Liu, "Semiconductor Having Self-Aligned, Buried Etch Stop for Trench and Manufacture Thereof," discloses a semiconductor fabrication process which uses a buried, oxygen-rich layer as a stop etch in a trench isolation area, with minimal masking.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

Form PTO-1	44	9								Dochet Humber (Continus)	Assistant Human			
INFO	านร	Δ٣	ΊΛ	N I	פוח	CI	U	SURFO	HOTORE .	TSMC-01-13	00 10/772,940			
iiti Ņi	-17	im	Chan	9 4	tal.									
	/1)							(ארנו	APR 2 9 2004	O bus a	104	מיסטף גרו לאינו	<del>-</del>	
								17	LI C' DATE		(UT		<del></del>	
ехичнел	Do	סכטענאן אטענגן						DATE	HADEWAR	THE DOCUMENTS	CLLII	Mechi	- 1	טאס פגדנ
MINT	-	Τ				T								PPROPULTE
	6	9	41	4	1 1	ነ (	6 4	flolor			438	8 424	9,	10/99
	5	8	9	5	25	5	3 4	120/99	Akran	^	43	8 424	- 8/	22/97
	6	2	3	2	0	4	3 5	15/01	Lin	et al.	430	317	5	25/99
	6	1	9	4	2	8 -	72	127/01	Jana		43	8 427	4	12/99
	6	1	1 1		- 1	1	- 1	1/3/01	Sune		43			130/99
	6	1	1 1	- 1	- 1	ł	1	129/00		<del></del>	43			19198
	~	-		٧	-1	-	1 0	100		<del></del>	7	3 40	01	
		╁		-	-	$\dagger$	-							<del></del>
		┢		-		-	-	·			-			<del></del>
	-	-	-		-	- -	- -	,			-		-	<del></del>
		-			- -	- -	-				_			
	<u> </u>	<u></u>	]. ]					<del></del>	EODEIGN DA	TENT DOCUMENTS				<del></del>
											cuss	SUBCIAS	O Yes	installen
	<u></u>	<del></del> 7	~~	, ni nomach			-	CATE	COUNTRY			300003	YES	1 100
	_	_		_	_ _	 - -							-	
· .	_	_	.	_	_ _	_	_							
								ļ						
						-								
OTHER DOCUMENTS (Including Author, Milo, Dalo, Portinor Pagos, Eic.)														Eic.)
1														······································
													<del></del>	
												-		
		-												
	<u></u>	-										············	<del></del>	
								·		<u> </u>				<del></del>
EXTAMICU										DATE CONCOERED				
												,		